Abstract -This paper deals with the behavior and stability of three-phase voltage-source active rectifier with rated power 3.3 MW. This high-power converter is connected to power grid via transformer and input clean power filter. The main purpose of the article is check the stability of the input filter and describes harmonics spectrum at the output DC-link. For these reason, the power converter tested by accurate simulation study including the consideration of time delay of control, dead times and losing in semiconductor components.
INTRODUCTION
This paper describes the mathematical model of 3.3 MW voltage-source active rectifier (also known as an Active Front End). This model is used for testing of input power source intended to power of five special controlled converters. These electric sources are part of laboratory equipment newly established Regional Innovation Centre for Electrical engineering (RICE [1] . This mathematical model used to validate the behavior and stability of a real active rectifier which is the input part of the source laboratory. The active rectifier is powered from transformer through LC filter. This filter with transformer inductance create the clean power filter (sinus wave filter LCL type) at the active rectifier input. The total source power 3.3. MW is achieved that the source consists of three converters in parallel connection. Each of these voltage-source active rectifiers has own clean power filter (LC type) connected at input side. The output of these voltagesource active rectifiers are at output side connected to common DC-link with one large value capacitor. The topology of analyzed power source is shown in Figure 1 .
The main goal is found the value of the DC-link voltage ripple at the common capacitor. The final voltage ripple frequency and harmonic component is also important with the regard to the converters connected to the output capacitor. The required value of voltage Total Harmonic Distortion (THD) is less them 5%. The most monitored frequency is 1200 Hz, with the regard to connected output converters. The control of voltage-source active rectifiers (three parallel converters) is provided by same modulation signals. The same PWM strategy is used for active rectifiers. The designed control is based on DQ current control algorithm which is based on vector control in "virtual" revolving reference frame linked to a space vector of grid voltage. A dc-link voltage controller is realized as a conventional PI controller and commands the magnitude of required active component of trolley-wire current. The reactive current component is control to zero value. The complete control algorithm of voltage source active rectifiers is shown in Figure 3 . The detail description included mathematical theory is possible to find in [2] - [4] The parameters of simulation are in detail listed in TABLE I. [5] . The sampling time is selected with regard to real implementation (T PWM = 1/1250 s, that is also used as relevant transport delay). In Figure 4 . is shown active rectifier currents with source voltage during steady stay for nominal power 3.3 MW. The resulting harmonic analysis of these currents is depicted in Figure 5 . The controlled voltage U DC is pure as shown in Figure 6 . The resulting harmonic analysis of output voltage is depicted in Figure 7 . The harmonic spectrum distribution corresponds to the basic theories listed in [6] - [8] . The current ripple and the resulting voltage ripple depends on proportional gain of PI controller. When the proportional gain increasing (approximately 10x) the voltage ripple raise as a shown in Figure 8 . and harmonic analysis in Figure 9 . During load disconnection, the resulting capacity is reduced to 72mF (output inverters with DC links capacitors part are disconnected). The main impact is possible seen in Figure 11 . , the final harmonics analysis is different. 
IV. CLEAN POWER FILTER
The correctly designed clean power filter provides sinusoidal current without ripple on output side (grid side). In this case the simulation result show that the output current (grid side) is rippled like the input current (converter side) Figure 12 . In this case the clean power filter is not well selected as a evidenced by bode diagram in Figure 13 . The designed clean power filter unable eliminate current distortion form converter side Figure 12 .
